Skip to Main content Skip to Navigation
Conference papers

MIPT: Rapid exploration and evaluation for migrating sequential algorithms to multiprocessing systems with multi-port memories.

Abstract : Research has shown that the memory load/store instructions consume an important part in execution time and energy consumption. Extracting available parallelism at different granularity has been an important approach for designing next generation highly parallel systems. In this work, we present MIPT, an architecture exploration framework that leverages instruction parallelism of memory and ALU operations from a sequential algorithm's execution trace. MIPT heuristics recommend memory port sizes and issue slot sizes for memory and ALU operations. Its custom simulator simulates and evaluates the recommended parallel version of the execution trace for measuring performance improvements versus dual port memory. MIPT's architecture exploration criteria is to improve performance by utilizing systems with multi-port memories and multi-issue ALUs. There exists design exploration tools such as Multi2Sim and Trimaran. These simulators offer customization of multi-port memory architectures but designers' initial starting points are usually unclear. Thus, MIPT can suggest initial starting point for customization in those design exploration systems. In addition, given same application with two different implementations, it is possible to compare their execution time by the MIPT simulator.
Document type :
Conference papers
Complete list of metadata

https://hal-uphf.archives-ouvertes.fr/hal-03387997
Contributor : Mylène Delrue Connect in order to contact the contributor
Submitted on : Wednesday, October 20, 2021 - 10:36:29 AM
Last modification on : Thursday, October 21, 2021 - 5:02:26 AM

Links full text

Identifiers

Collections

Citation

Gorker Alp Malazgirt, Arda Yurdakul, Smail Niar. MIPT: Rapid exploration and evaluation for migrating sequential algorithms to multiprocessing systems with multi-port memories.. 2014 International Conference on High Performance Computing & Simulation (HPCS), Jul 2014, Bologna, Italy. pp.776-783, ⟨10.1109/HPCSim.2014.6903767⟩. ⟨hal-03387997⟩

Share

Metrics

Record views

4