Skip to Main content Skip to Navigation
Conference papers

A Rapid Data Communication Exploration Tool for Hybrid CPU-FPGA Architectures

Abstract : Modern System-on-Chip (SoC) designs face many challenges. Choosing the best communication protocol among the different processing nodes is one of the most important design decisions. On-chip communication architectures can have a significant impact on the performance of SoC designs. However, in most of the existing design tools, only the computation cost is accurately estimated. To address this challenge, we present a high-level analytical tool to estimate the data communication cost for hybrid CPU-FPGA architectures. The proposed model allows to estimate, rapidly and accurately, both computation and communication cost of applications containing multiple nested loops. This paper also explores the benefits of applying various optimization pragmas including dataflow and loop pipelining, at the compilation phase. Experimental results show that the proposed model provides accurate data communication estimation for hybrid CPU-FPGA architectures.
Document type :
Conference papers
Complete list of metadata

https://hal-uphf.archives-ouvertes.fr/hal-03388586
Contributor : Kathleen Torck Connect in order to contact the contributor
Submitted on : Wednesday, October 20, 2021 - 3:04:15 PM
Last modification on : Wednesday, November 3, 2021 - 4:43:30 AM

Identifiers

Collections

Citation

Mariem Makni, Smail Niar, Mouna Baklouti, Guanwen Zhong, Tulika Mitra, et al.. A Rapid Data Communication Exploration Tool for Hybrid CPU-FPGA Architectures. 25th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP), Mar 2017, St. Petersburg, Russia. pp.85-92, ⟨10.1109/PDP.2017.11⟩. ⟨hal-03388586⟩

Share

Metrics

Record views

5