Skip to Main content Skip to Navigation
Conference papers

A new memory reliability technique for multiple bit upsets mitigation

Abstract : Technological advances make it possible to produce increasingly complex electronic components. Nevertheless, these advances are convoyed by an increasing sensitivity to operating conditions and an accelerated aging process. In safety critical applications, it is vital to provide solutions to avoid these limitations and to guarantee a high level of reliability. In most of the existing methods in the literature only Single Event Upsets (SEU) are assumed. The next generations of embedded systems must on one side support Multiple-Bit Upsets (MBU) and avoid to induce a significant memory and processing overheads on the other side. This paper proposes a new method to increase the reliability of SRAM, without dramatically increasing costs in memory space and processing time. Our method, named DPSR for Double Parity Single Redundancy, offers a high level of reliability and takes into fault patterns occurring in real conditions
Document type :
Conference papers
Complete list of metadata
Contributor : Mylène Delrue Connect in order to contact the contributor
Submitted on : Wednesday, January 12, 2022 - 11:29:26 AM
Last modification on : Tuesday, January 18, 2022 - 3:13:30 AM



Alexandre Chabot, Ihsen Alouani, Smail Niar, Reda Nouacer. A new memory reliability technique for multiple bit upsets mitigation. 16th ACM International Conference on Computing Frontiers, Apr 2019, Alghero, Italy. pp.145-152, ⟨10.1145/3310273.3321564⟩. ⟨hal-03522687⟩



Les métriques sont temporairement indisponibles