Skip to Main content Skip to Navigation
Conference papers

Compilation optimization exploration for thermal dissipation reduction in embedded systems

Abstract : The ever-increasing transistor integration density has allowed to design complex and powerful system-on-chips (SoC). As a consequence, the power density also increased significantly in the SoC, as well as, the accompanying heat. These two results have a negative impact on the performance of the SoC. Thermal dissipation and power-density are important factors that may degrade significantly the reliability and the lifetime of the SoC. These aspects will limit the next generation embedded system performances. Traditionally, thermal problems are solved by employing on advanced packaging and cooling solutions. But the modern high-performance SoC is already pushing the limits of what the cooling solutions can offer. By opposition to the existing approaches, in this paper, thermal dissipation is controlled at the source code level. The different compilation optimizations are explored to find the best performance/thermal dissipation tradeoffs.
Document type :
Conference papers
Complete list of metadata

https://hal-uphf.archives-ouvertes.fr/hal-03612489
Contributor : Kathleen TORCK Connect in order to contact the contributor
Submitted on : Thursday, March 17, 2022 - 5:47:02 PM
Last modification on : Friday, March 18, 2022 - 3:35:48 AM

Identifiers

Collections

Citation

Ben Saad Montassar, Ahmed Jedidi, Smail Niar, Mohamed Abid. Compilation optimization exploration for thermal dissipation reduction in embedded systems. 2013 Design and Test Symposium (IDT), Dec 2013, Marrakesh, Morocco. pp.1-3, ⟨10.1109/IDT.2013.6727121⟩. ⟨hal-03612489⟩

Share

Metrics

Record views

8