Skip to Main content Skip to Navigation
Conference papers

NS-SRAM: Neighborhood Solidarity SRAM for Reliability Enhancement of SRAM Memories

Abstract : Technology shift and voltage scaling increased the susceptibility of Static Random Access Memories (SRAMs) to errors dramatically. In this paper, we present NS-SRAM, for Neighborhood Solidarity SRAM, a new technique to enhance error resilience of SRAMs by exploiting the adjacent memory bit data. Bit cells of a memory line are paired together in circuit level to mutually increase the static noise margin and critical charge of a cell. Unlike existing techniques, NS-SRAM aims to enhance both Bit Error Rate (BER) and Soft Error rate (SER) at the same time. Due to auto-adaptive joiners, each of the adjacent cells' nodes is connected to its counterpart in the neighbor bit. NS-SRAM enhances read-stability by increasing critical Read Static Noise Margin (RSNM), thereby decreasing faults when circuit operates under voltage scaling. It also increases hold-stability and critical charge to mitigate soft-errors. By the proposed technique, reliability of SRAM based structures such as cache memories and register files can drastically be improved with comparable area overhead to existing hardening techniques. Moreover it does not require any extra-memory, does not impact the memory effective size, and has no negative impact on performance
Document type :
Conference papers
Complete list of metadata
Contributor : Mylène Delrue Connect in order to contact the contributor
Submitted on : Wednesday, May 11, 2022 - 1:13:59 PM
Last modification on : Thursday, May 12, 2022 - 3:45:51 AM

Links full text




Ihsen Alouani, Hamzeh Ahangari, Özcan Özturk, Smail Niar. NS-SRAM: Neighborhood Solidarity SRAM for Reliability Enhancement of SRAM Memories. 2016 Euromicro Conference on Digital System Design (DSD), Aug 2016, Limassol, Cyprus. pp.154-159, ⟨10.1109/DSD.2016.12⟩. ⟨hal-03664878⟩



Record views