index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Internet of Things Neural networks Process variation Protocols Reverse engineering Costs Switches Randomness Asynchronous Cryptography Lightweight cryptography Tunneling magnetoresistance ASIC FPGA Fault injection attack Logic gates Power demand Mutual Information Analysis MIA Receivers Machine learning Field Programmable Gates Array FPGA Dynamic range Elliptic curve cryptography Sensors SoC Reverse-engineering Resistance Side-channel analysis Aging Linearity Circuit faults Masking countermeasure AES Side-channel attacks RSA Defect modeling Filtering Magnetic tunnel junction DRAM STT-MRAM Masking Intrusion detection OCaml Steadiness Power-constant logic Side-Channel Analysis SCA Application-specific VLSI designs TRNG CRT Fault injection Countermeasure Simulation PUF FDSOI Side-Channel Attacks Field programmable gate arrays Signal processing algorithms Training Voltage GSM Confusion coefficient Security services MRAM Formal proof CPA Loop PUF Variance-based Power Attack VPA SCA Coq Random access memory Routing Security and privacy Spin transfer torque Countermeasures Temperature sensors Image processing Side-channel attacks SCA Hardware Computational modeling Sécurité Electromagnetic Writing Side-channel attack Reliability 3G mobile communication Dual-rail with Precharge Logic DPL Transistors Energy consumption Security Magnetic tunneling Estimation Formal methods Convolution Differential Power Analysis DPA Authentication Side-Channel Analysis Hardware security Differential power analysis DPA Robustness Information leakage

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations