Skip to Main content Skip to Navigation
Journal articles

A Novel Heterogeneous Approximate Multiplier for Low Power and High Performance

Abstract : Approximate computing is a design paradigm considered for a range of applications that can tolerate some loss of accuracy. In fact, the bottleneck in conventional digital design techniques can be eliminated to achieve higher performance and energy efficiency by compromising accuracy. In this letter, a new architecture that engages accuracy as a design parameter is presented, where an approximate parallel multiplier using heterogeneous blocks is implemented. Based on design space exploration, we demonstrate that introducing diverse building blocks to implement the multiplier rather than cloning one building block achieves higher precision results. We show experimental results in terms of precision, delay, and power dissipation as metrics and compare with three previous approximate designs. Our results show that the proposed heterogeneous multiplier achieves more precise outputs than the tested circuits while improving performance and power tradeoffs.
Document type :
Journal articles
Complete list of metadata

https://hal-uphf.archives-ouvertes.fr/hal-03400601
Contributor : Kathleen Torck Connect in order to contact the contributor
Submitted on : Monday, October 25, 2021 - 9:56:42 AM
Last modification on : Wednesday, November 3, 2021 - 5:22:08 AM

Links full text

Identifiers

Collections

Citation

Ihsen Alouani, Hamzeh Ahangari, Özcan Özturk, Smail Niar. A Novel Heterogeneous Approximate Multiplier for Low Power and High Performance. IEEE Embedded Systems Letters, Institute of Electrical and Electronics Engineers, 2018, 10 (2), pp.45-48. ⟨10.1109/LES.2017.2778341⟩. ⟨hal-03400601⟩

Share

Metrics

Record views

7